

CLAIMS

What is claimed is:

Sub
cl

1 1. A method for supporting digital signal processing (DSP) of a plurality
2 of data types, the method comprising the steps of:
3 continuously broadcasting a plurality of firmware algorithms to a
4 plurality of DSP engines over a channelized serial bus; and
5 selectively monitoring for and receiving at least one firmware
6 algorithm of the plurality of firmware algorithms by at least one of the
7 plurality of DSP engines, wherein the at least one firmware algorithm is used
8 to process data of at least one corresponding data type received by the at least
9 one of the plurality of DSP engines over at least one data line.

2 2. The method of claim 1, further comprising the steps of:
3 receiving at least one pulse coded modulation (PCM) data stream from
4 a public switched telephone network (PSTN);
5 generating at least one packet of data from the PCM data stream using
6 the received at least one firmware algorithm; and
7 transmitting the at least one packet of data over an Internet Protocol
(IP) network.

1 3. The method of claim 1, further comprising the steps of:
2 receiving at least one packet of data from an IP network;
3 generating at least one PCM data stream from the at least one packet of
4 data using the at least one firmware algorithm; and
5 transmitting the at least one PCM data stream over a PSTN.

Sub E1
1 4. The method of claim 1, wherein the at least one data line comprises at
2 least one bidirectional PCM data stream.

1 5. The method of claim 1, wherein the at least one data line comprises at
2 least one bidirectional host bus.

Sub D3
1 6. The method of claim 1, wherein the plurality of firmware algorithms
2 are continuously broadcasted to a plurality of service DSP engines by a master
3 DSP engine resident in a processor.

1 7. The method of claim 6, wherein the channelized serial bus comprises
2 eight channels.

1 8. The method of claim 7, wherein the step of selectively monitoring for
2 and receiving at least one firmware algorithm comprises the steps of:

3 determining a data type of the data received into at least one of the
4 plurality of service DSP engines;

5 determining at least one firmware algorithm required to process the
6 received data;

7 determining an address of at least one channel of the serial bus on
8 which the required at least one firmware algorithm is available.

Sub C2
1 9. The method of claim 8, wherein the step of selectively monitoring for
2 and receiving at least one firmware algorithm further comprises the step of
3 unmasking a bit of an interrupt mask in the at least one of the plurality of
4 service DSP engines, the unmasked bit corresponding to the address of at least

5 one channel of the serial bus on which the required at least one firmware
6 algorithm is transmitted.

1 10. The method of claim 9, wherein the step of selectively monitoring for
2 and receiving at least one firmware algorithm further comprises the steps of:
3 executing at least one interrupt service routine in response to receiving
4 an interrupt signal corresponding to the unmasked interrupt bit;
5 receiving the at least one firmware algorithm in response to execution
6 of the interrupt service routine; and
7 storing the received at least one firmware algorithm in a memory of
8 the service DSP.

1 11. The method of claim 8, wherein each service DSP memory comprises
2 data correlating each of the plurality of firmware algorithms with a serial bus
3 channel on which each of the plurality of firmware algorithms are
4 transmitted.

1 12. The method of claim 8, wherein the data correlating each of the
2 plurality of firmware algorithms with a serial bus channel on which each of
3 the plurality of firmware algorithms are transmitted is downloaded to each
4 service DSP engine from the processor.

1 13. The method of claim 8, wherein the data correlating each of the
2 plurality of firmware algorithms with a serial bus channel on which each of
3 the plurality of firmware algorithms are transmitted is hard-coded in each of
4 the service DSP engines.

Sub
E1

1 14. The method of claim 7, wherein each channel of the channelized serial
2 bus transmits at least one firmware algorithm.

Sub
D4

1 15. The method of claim 6, wherein the plurality of firmware algorithms
2 are stored in a memory of the master DSP engine.

1 16. The method of claim 1, wherein the continuous broadcast is repetitive.

1 17. The method of claim 1, wherein the plurality of data types comprise
2 modem data, voice data, audio data, video data, and facsimile data.

Sub
E1

1 18. The method of claim 1, wherein each DSP engine comprises at least
2 one channel.

Sub
D4

1 19. The method of claim 7, wherein at least one algorithm is transmitted
2 on a channel of the channelized serial bus.

1 20. The method of claim 7, wherein an algorithm is transmitted using at
2 least one channel of the channelized serial bus.

1 21. The method of claim 1, wherein each of the plurality of DSP engines
2 comprise a memory for storing the at least one firmware algorithm.

Sub
E1

1 22. The method of claim 1, wherein each of the plurality of firmware
2 algorithms are broadcasted using at least one serial block, wherein each of the
3 broadcasted at least one serial blocks comprise a portion of each of the
4 plurality of firmware algorithms.

1 23. The method of claim 22, wherein the at least one serial block comprises
2 1024 information bits.

1 24. The method of claim 22, wherein the broadcast of each of the at least
2 one serial blocks is preceded by a broadcast of an address signal, the address
3 signal identifying the firmware algorithm of the broadcasted at least one serial
4 block.

Sub B1
1 25. An apparatus for supporting digital signal processing (DSP) of a
2 plurality of data types, the apparatus comprising:
3 a serial bus comprising at least one channel over which a plurality of
4 firmware algorithms are broadcasted; and
5 a plurality of DSP engines coupled to the serial bus and to at least one
6 data line, at least one of the plurality of DSP engines selectively monitoring
7 for and receiving at least one firmware algorithm of the plurality of firmware
8 algorithms broadcasted, wherein the at least one firmware algorithm is used
9 to process data received by the at least one of the plurality of DSP engines over
10 the at least one data line.

Sub D7
1 26. The apparatus of claim 25, further comprising a master DSP engine
2 resident in a host processor, the master DSP engine coupled to the serial bus,
3 wherein the master DSP engine continuously broadcasts the plurality of
4 firmware algorithms to a plurality of service DSP engines.

Sub E1
1 27. The apparatus of claim 26, wherein:

2 at least one pulse coded modulation (PCM) data stream is received
3 from a public switched telephone network (PSTN);
4 at least one packet of data is generated from the PCM data stream using
5 the received at least one firmware algorithm; and
6 the at least one packet of data is transmitted over an Internet Protocol
7 (IP) network.

Sub D8
28. The apparatus of claim 26, wherein:
2 at least one packet of data is received from an IP network;
3 at least one PCM data stream is generated from the at least one packet
4 of data using the at least one firmware algorithm; and
5 the at least one PCM data stream is transmitted over a PSTN.

29. The apparatus of claim 25, wherein the at least one data line comprises
2 at least one bidirectional PCM data stream.

30. The apparatus of claim 25, wherein the at least one data line comprises
2 at least one bidirectional host bus.

Sub D9
31. The apparatus of claim 26, wherein the plurality of service DSP engines
2 selectively monitor for and receive the at least one firmware algorithm by:
3 determining a data type of the data received into at least one of the
4 plurality of service DSP engines;
5 determining at least one firmware algorithm required to process the
6 received data;
7 determining an address of at least one channel of the serial bus on
8 which the required at least one firmware algorithm is available.

1 32. The apparatus of claim 31, wherein the plurality of service DSP engines
2 selectively monitor for and receive the at least one firmware algorithm by
3 unmasking a bit of an interrupt mask in the at least one of the plurality of
4 service DSP engines, the unmasked bit corresponding to the address of at least
5 one channel of the serial bus on which the required at least one firmware
6 algorithm is transmitted.

1 33. The apparatus of claim 32, wherein the plurality of service DSP engines
2 selectively monitor for and receive the at least one firmware algorithm by:
3 executing at least one interrupt service routine in response to receiving
4 an interrupt signal corresponding to the unmasked interrupt bit;
5 receiving the at least one firmware algorithm in response to execution
6 of the interrupt service routine; and
7 storing the received at least one firmware algorithm in a memory of
8 the service DSP.

1 34. The apparatus of claim 31, wherein the data correlating each of the
2 plurality of firmware algorithms with a serial bus channel on which each of
3 the plurality of firmware algorithms are transmitted is downloaded to each
4 service DSP engine from the host processor.

1 35. The apparatus of claim 25, wherein the data received by the at least one
2 of the plurality of DSP engines comprises at least one channel of multiplexed
3 data received over a public switched telephone network, the data having at
4 least one of the plurality of data types.

Sub D11
1 36. The apparatus of claim 25, wherein the plurality of data types comprise
2 modem data, voice data, audio data, and facsimile data.

Sub E1
1 37. The apparatus of claim 25, wherein each DSP engine comprises at least
2 one channel.

Sub D12
1 38. The apparatus of claim 26, wherein at least one algorithm is
2 transmitted on a channel of the channelized serial bus.

1 39. The apparatus of claim 26, wherein an algorithm is transmitted using
2 at least one channel of the channelized serial bus.

Sub D13
1 40. The apparatus of claim 25, wherein each of the plurality of firmware
2 algorithms are broadcasted using at least one serial block, wherein each of the
3 broadcasted at least one serial blocks comprise a portion of each of the
4 plurality of firmware algorithms, wherein the portion of each of each of the
5 plurality of firmware algorithms comprises 1024 information bits.

Sub D13
1 41. A multiservice digital signal processing (DSP) system comprising:
2 a processor coupled to at least one data line, the processor comprising a
3 master DSP engine, wherein the at least one data line provides a plurality of
4 data types;
5 a serial bus coupled to the master DSP engine, the serial bus comprising
6 a plurality of channels over which a plurality of firmware algorithms are
7 continuously broadcasted; and
8 a plurality of service DSP engines coupled to the at least one data line
9 and the serial bus, at least one of the plurality of service DSP engines

10 selectively monitoring for and receiving at least one firmware algorithm over
11 the serial bus, wherein the at least one firmware algorithm is used to process
12 data of at least one corresponding data type received by the at least one of the
13 plurality of service DSP engines over the at least one data line.

1 42. The system of claim 41, wherein:
2 at least one pulse coded modulation (PCM) data stream is received
3 from a public switched telephone network (PSTN);
4 at least one packet of data is generated from the PCM data stream using
5 the received at least one firmware algorithm; and
6 the at least one packet of data is transmitted over an Internet Protocol
7 (IP) network.

1 43. The system of claim 41, wherein:
2 at least one packet of data is received from an IP network;
3 at least one PCM data stream is generated from the at least one packet
4 of data using the at least one firmware algorithm; and
5 the at least one PCM data stream is transmitted over a PSTN.

1 44. The system of claim 41, wherein the at least one data line comprises at
2 least one bidirectional PCM data stream.

1 45. The system of claim 41, wherein the at least one data line comprises at
2 least one bidirectional host bus.

1 46. The system of claim 41, wherein the plurality of service DSP engines
2 selectively monitor for and receive the at least one firmware algorithm by:

3 determining a data type of the data received into at least one of the
4 plurality of service DSP engines and determining at least one firmware
5 algorithm required to process the data type;
6 determining an address of at least one channel of the serial bus on
7 which the required at least one firmware algorithm is available; and
8 unmasking a bit of an interrupt mask in the at least one of the plurality
9 of service DSP engines, the unmasked bit corresponding to the address of at
10 least one channel of the serial bus on which the required at least one
11 firmware algorithm is transmitted.

1 47. The system of claim 46, wherein the plurality of service DSP engines
2 selectively monitor for and receive the at least one firmware algorithm by:
3 executing at least one interrupt service routine in response to receiving
4 an interrupt signal corresponding to the unmasked interrupt bit;
5 receiving the at least one firmware algorithm in response to execution
6 of the interrupt service routine; and
7 storing the received at least one firmware algorithm in a memory of
8 the service DSP.

1 48. The system of claim 46, wherein the data correlating each of the
2 plurality of firmware algorithms with a serial bus channel on which each of
3 the plurality of firmware algorithms are transmitted is downloaded to each
4 service DSP engine from the processor.

1 49. The system of claim 41, wherein the data received by the at least one of
2 the plurality of DSP engines comprises at least one channel of multiplexed
3 data received over a public switched telephone network, the data having at

4 least one of the plurality of data types comprising modem data, voice data,
5 audio data, and facsimile data.

1 50. The system of claim 41, wherein each service DSP engine comprises at
2 least one channel.

1 51. The system of claim 41, wherein at least one algorithm is transmitted
2 on a channel of the serial bus.

1 52. The system of claim 41, wherein an algorithm is transmitted using at
2 least one channel of the serial bus.

1 53. The system of claim 41, wherein each of the plurality of firmware
2 algorithms are broadcasted using at least one serial block, wherein each of the
3 broadcasted at least one serial blocks comprise a portion of each of the
4 plurality of firmware algorithms.

54. A computer readable medium containing executable instructions
which, when executed in a processing system, causes the system to perform
the steps for digital signal processing (DSP) of a plurality of data types
comprising:
continuously broadcasting a plurality of firmware algorithms to a
plurality of DSP engines over a channelized serial bus; and
selectively monitoring for and receiving at least one firmware
algorithm of the plurality of firmware algorithms by at least one of the
plurality of DSP engines, wherein the at least one firmware algorithm is used

10 to process data of at least one corresponding data type received by the at least
11 one of the plurality of DSP engines over at least one data line.

1 55. The computer readable medium of claim 54, further causing the system
2 to perform the steps of:

3 receiving at least one pulse coded modulation (PCM) data stream from
4 a public switched telephone network (PSTN);

5 generating at least one packet of data from the PCM data stream using
6 the received at least one firmware algorithm; and

7 transmitting the at least one packet of data over an Internet Protocol
8 (IP) network.

1 56. The computer readable medium of claim 54, further comprising the
2 steps of:

3 receiving at least one packet of data from an IP network;

4 generating at least one PCM data stream from the at least one packet of
5 data using the at least one firmware algorithm; and

6 transmitting the at least one PCM data stream over a PSTN.

1 57. The computer readable medium of claim 54, wherein the system is
2 caused to continuously broadcast the plurality of firmware algorithms to a
3 plurality of service DSP engines by a master DSP engine resident in a
4 processor.

1 58. The computer readable medium of claim 57, wherein the step of
2 selectively monitoring for and receiving at least one firmware algorithm
3 comprises the steps of:

81862.P082

4 determining a data type of the data received into at least one of the
5 plurality of service DSP engines;
6 determining at least one firmware algorithm required to process the
7 received data;
8 determining an address of at least one channel of the serial bus on
9 which the required at least one firmware algorithm is available.

1 59. The computer readable medium of claim 58, wherein the step of
2 selectively monitoring for and receiving at least one firmware algorithm
3 further comprises the step of unmasking a bit of an interrupt mask in the at
4 least one of the plurality of service DSP engines, the unmasked bit
5 corresponding to the address of at least one channel of the serial bus on which
6 the required at least one firmware algorithm is transmitted.

1 60. The computer readable medium of claim 59, wherein the step of
2 selectively monitoring for and receiving at least one firmware algorithm
3 further comprises the steps of:
4 executing at least one interrupt service routine in response to receiving
5 an interrupt signal corresponding to the unmasked interrupt bit;
6 receiving the at least one firmware algorithm in response to execution
7 of the interrupt service routine; and
8 storing the received at least one firmware algorithm in a memory of
9 the service DSP.

1 61. The computer readable medium of claim 54, wherein the processor is
2 further configured so that data received by the at least one of the plurality of
3 DSP engines comprises at least one channel of multiplexed data received over

4 a public switched telephone network, the data comprising modem data, voice
5 data, audio data, and facsimile data.

1 62. The computer readable medium of claim 54, wherein each of the
2 plurality of firmware algorithms are broadcasted using at least one serial
3 block, wherein each of the broadcasted at least one serial blocks comprise a
4 portion of each of the plurality of firmware algorithms, wherein the broadcast
5 of each of the at least one serial blocks is preceded by a broadcast of an address
6 signal identifying the firmware algorithm of the broadcasted at least one serial
7 block.

add n
add
D17